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r1. SUMMARY
The overall objective of this program is the development of
device design and process techniques for the fabrication of high-current,
fast-switching transistors with sustaining voltages, V coo (sus), in the
400 to 600V range.
This report describes work that shows how the results obtained
under a previous contract (NAS3-18916) have been applied to a larger-
diameter (33-mm) transistor. An improved base contact for equalizing
the base-emitter voltage at high currents has been developed along with
an improved emitter-contact preform which increases the silicon area
available for current conduction. The electrical performance achieved
is consistent with the proposed optimum design.
Various sections o.,` this report describe the device design,
wafer-processing techniques, and various measurements which include
forward SOA, do characteristics, and switching times.
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2. INTRODUCTION
Although challenged by the emergence of power MOSFETs and
GTOs, the bipolar transistor is still one of the major switching components
used for power ele^_ tronics applications. For those cases where controlled
turn-off is required, it is probably the dcminant . component.
For a given area of silicon, the MOSFET appears to be a more
efficient switch at high frequencies, for example f > 20 kHz, while the
GTO exceli#
 below a few kHz. In addition, ' there are possible circuit
simplifications with the MOSFET, while the M vil1 probably require a
gate drive arrangement that is at least as complex `and expensive as a
bipolar. Considerotion ; of high-temperature operation tends .to favor the
bipolar aver _the ,MOSFF.T: and GTO.
A conclusion supported by work within and outside of the
present contract is that all three devices, together with the thyristor,
appear to have a place within the power electronics spectrum. The
bipolars can be expected to continue to dominate those applications
where the frequency lies within a range of approximately 3 to 20 kHz.
This final report describes work that shows how the results
obtained under a previous contract (NAS3-18916) have been applied to a
large-diameter (33-mm) transistor. Rather than simply scaling up the
previous mask dimensions, a number of new ideas and modifications of
the previous design have been made. These changes are:
1) An improved base-contact system for equalizing the
base-emitter voltage at high currents;
2) an improved emitter-contact preform which increases the
silicon area available for current conduction; 	 ORjC
QF Poc A P,qC^
2	 QUq,Cly, 4
V, * -	 -	 - - -
3) an increase in the amount of interdigitation of emitter
and base, permitting one to achieve an hFE vs IC performance that more
closely approximates the ideal case.
Various sections of this report describe the design, processing,
and measured electrical results of these new transistors. Appendix 1
lists the target specifications for the high-current, fast-switching
transistors. The report concludes with various projections of future
possibilities.
3
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3. DEVICE DESIGN
3.1 Background
As is true in many situations, the design of a transistor
requires a compromise. The desire to achieve a large blocking voltage
conflicts with the need to control a large collector current at a given
current gain hFE . By using appropriate models for transistor behavior,
it is possible to state this conflict quantitatively and at the same
time develop an 'optimized" design. (1) For example, if V CEO (sus) and
hFE (at some VCE ) are given, then it is possible to determine an impurity
profile that will maximize the collector current density, thereby giving
a minimum area design (for a given I C) or a maximum current (for a given
emitter area AE) .
The physical reasons for this result can be traced to basic
electrical properties of silicon, e.g., carrier mobilities, impact ioniza-
tion coefficients, and heavy doping effects. Therefore, once V 
CEO 
(sus)
and hFE (VCE) are chosen, there will be a corresponding current density
that cannot be exceeded and the only way to obtain the desired I C is to
make AE large enough.
There are also other criteria which influence the transistor
design. Switching times, forward and reverse safe-operating areas, and
junction-leakage currents should be given consideration when designing
a transistor. In most designs, however, the dominant terms are
V CEO (sus) together with some specification describing the on-state, such
as hFE at some I C and VCE.
3.2 Design Procedure
For a given emitter area, AE , there are five variables that
determine the V CEO (sus), hFE (IC' VCE) combination. These variables are
indicated in Figure 1 and are defined as:
4
of .:
M.
N  (cm 3 impurity concentration in the ligatly doped collector
W`
 (cm) metallurgical width of the collector
QB
 
(CM-2 ) total acceptors per cm  in the metallurgical base
T (s) collector high-level recombination lifetime
GE
 
(CM-4 s) emitter "Gummel number"
These five variables must be controlled during processing if the tran-
sistor is to meet the desired gain and VCEO(sus).
One of the discoveries made during this contract was the
appearance of a relationship between G E and T. GE accounts for the hole
current "back-injected" from the base into the emitter, while T accounts
for recombination in the collector. The physical make-up of G E is a much
discussed topic with recombination, band-gap narrowing, and various
other heavy doping effects all being mentioned.
Normally, one would like GE to be as large as possible sinr.e
at high currents the gain-current product G approaches a constant
given by
2
G  hFEIc=Ig
AE
EDc	
(1)
W 
2
C
Thus, any increase in Gk will increase G, which can be regarded as a
f igure of merit.
Figure 2 shows the results that have been obtained to date.
The data points apply to m wide variety of transistors and include both
33- and 23-mm devices. Open-circuit decay lifetime was measured with a
Solid-S',ste-Measurements test unit using the base collector junction as
the p-n junction as described in Reference 2.
Although it is worthwhile to speculate why an apparent link
exists between GE and T. these speculations will not be described here.
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We simply treat the GE vs. T curve of Figure : as "given." thereby
reducing the number of independent variables from five to four.
In addition, we assume that lifetime is not independent but is
fixed by the process. Thus. for a given lifetime one can use the
technique of Reference 1 to select QB . Nc . and We with hFE corrected to
account for collector recombination as described in Reference 2.
A computer program has been developed to carry out the
optimization, and an example of the printout is shown in Figure 3. For
this example the minimum AE is 2.18 cm2 . The plot of Figure 3 is a
running account of the minization process. In this case the peak gain
hFEO is treated as one of the independent variables where
GE	GE
hFEO ' GB ' QB/DB	 (2)
with C  being the base Gummel number and D  the effective electron
diffusion coefficient in the metallurgical base.
Figure 4 shows the required emitter area as a function of
lifetime for two different designs corresponding to the contract goals
of G - 1700 A for 
V CEO (aus) - 400V and G - 1200A for V CEO (sus) - 600V.
The curves of this figure have been obtained using the data of Figure 2
and the optimum design program.
3.3 Mask Design
A 33-mm mask set has been prepared which incorporates a number
of features that improve the overall performance of the transistor when
compared with the geometry of the present 23-mm D60 design. These
features are:
1) A decrease in emitter stripe width from 30 to 20 mils
resulting in approximately SO percent more perimeter;
2) providing a path for base current to reach the outer portions
of the emitter;
3) an emitter contact preform that is compatible with feature (2);
4) a new base contact that improves the distribution of bas:_ current.
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Figure 5 shows the pattern used for the metal mask of which
various characteristics are summarized in Table 1. The metallurgical
and effective emitter areas are indicated in Figure 4.
For the AE values of Figure 5, a lifetime of 30 ps was
assumed. The 400V design goals are easily met with this value of
lifetime, although it appears to be marginal for the 600V goals. For
this design a T > 50 us is required. Lifetime values of this magnitude
have been achieved with careful processing, the results of which are
described in Section 4.
Figure 6 shows a plot of calculated h FE vs. IC for the two
designs. These calculations are based on the model of Reference 2 and the
GE vs. T curve of Figure 2.
3.4 Influence of Base Metallization on Gain Performance
It was noted in the final report of Contract NAS3-18916 that the
potential drop introduced by the sheet resistance of the base contact
metallization can influence the collector current distribution. This
effect is normally not important for the 23-mm device and shows up only
at large values of collector current.
Figures 7, 8, and 9 show the results for the 23-mm transistor
of a current distribution analysis 
3) 
which takes into account the
effects of base-sheet metallization, emitter-contact resistance, and
transistor behavior. The method of analysis is similar to that of
Reference 4 and assumes that the transistor is in quasi-saturation.
Figure 9 shows how the effective area is reduced as current is
increased. This effect is treated here as being independent of emitter
current-crowding, but In an actual transistor both effects would have to
be taken into account.
Figure 7 shows that it is the voltage drop along the "base trunk"
which contributes most of the VBe variation. Thus, if one could build up
the metallurgical cross-section of the vase trunk, the curves of Figure 7
would move closer together and the high-current performance would be
improved.
11
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Figure 5 - Mask design for the 33-mm transistor
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Table 1 - X70 Mask Design
metallurgical emitter area
	
= 
AEM 
= 3.3 cm 
perimeter	 =	 Z = 121 cm
one-half stripe width
	
LE
	
0.0254 cm
effective emitter area (400V design)	 a AE	2.67 cm 
effective emitter area (600V design)	 AE = 2.96 cm 
Under the present contract such a method was devised and is
the subject of a patent disclosure. This new contact method should be
particularly useful for low voltage, 33-mm designs and for increased
diameters in the 400 to 600V range.
For the design of Figure 5 the standard metallization scheme
appears to be adequate, although some improvements can be achieved.
This conclusion is based on the base-distribution analysis and also on
experimental measurements made using transistors which incorporated the
improved base-contacting scheme.
Figure 10 shows the reduction in ausi-current product G that
occurs as IC is increased for the conventional and improved base-contacting
methods. The new contact has value for G > 1900A where h FE 10.
For a lower voltage design (225 V) with the conventional contact,
G is significantly reduced from the ideal value at hP7 M 10. The
appropriate curves are shown in Figure 11. In this case, I C values of
approximately 800A should be possible with a 33 mm fusion using the new
base contact.
}
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Figure 10 - Gain-current product vs. collector current for
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4. RESULTS
4.1 Fabrication Method
With the exception of a few minor modifications, the tran-
sistors were processed using the scheme developed under Contract
NAS3-18916. A processing flow diagram indicating the variov- steps and
the appropriate device cross-sections is shown in Figure 1:, Most of the
steps involve conventional silicon-processing procedures with the
exceptions being alloying, bev*' grind, spin etch, and emitter preform
attachment. These steps are n"r the end of the process and are
peculiar to high-power device fabrication.
A completed transistor element or "fusion" is shown in Figure 13.
For purposes of electrical testing, the emitter preform is held in place
using a ring of RTV silicon elastomer. When the device is encapsulated
and under pressure, the emitter and collector contact is maintained by
a comprehensive force, as is typical in high-power device technology.
Packaged transistors are shown in Figure 14. The stud- package
is useful for experimental evaluation and breadboard construction;
however, this package generally requires more mounting space and is more
expensive than the disc package.
The disc package shown in Figure 14 was developed under a
Westinghouse program and is intended for pilot production of the 33-M
high-current transistor which has been designated D70. To facilitate
circuit and device evaluation, all the devices submitted in connection
with this contract have the stud package.
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4.2 Electrical Performance
4.2.1 Gain Data
Figure 15 shows three collector characteristics for a tran-
sistor having a V CEO ( sus) - 428V. The tapper two photos were obtained
using a specially constructed curve traced with I C and I 8 capability to
1000A and 200A respectively.
Measured hFE vs. T  data is shown in Figure 16, where the
G - (H FEIc) asymptate has a value of 2270A. This value is in excess of
the contract goal of 1700A and compares favorably with the G - 3000A
for the 400V design predicted in Figure 6. That is, if we scale the
measured G by the usual 2.3 power of the open base-sustaining voltage,
then a 400V version of the measured transistor would have G ^ 2700A,
which is within 10 percent of the optimum design.
A similar plot for a hig ►±ar-voltage transistor with V CEO (sus) -
577V is shown in Figure 17. For this transistor the measured G is 1450A.
Scaling this value to a VCFO(sus) - 600V gives G - 1325A, which exceed:
the contract goal and is also in close agreement with the theoretical
prediction of Figure 6.
Since most user interest appears to be with devices in the
400 to 500V range, work has been concentrated on these devices during
the contract period.
Various data summaries are given in Appendix 2 for transistors
supplied as part of this contract. These devices have V CEO (sus) which
cover the range of 400 to 600V.
4.2.2 Forward Safe-Operating Ar ea
Figure 18 shows the predicted forward SOA for different pulse
times assuming a single pulse of duration t p . These curves were cal-
culated by using measured transient thermal-impedance data together with
the criterion that the transistor becomes thermally unstable at a
particular ,junction--to-case temperature. This temperature will be a
function of I  and EF. Since the transistor mustbe in the thermally
24
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unstable mode for some time before it reaches second breakdown, these
i
	 predictions will be conservative for short pulse times, e.g., t p ^ 1 ms.
g
	
	
Also shown in Fiugre 18 are measurements of the onset of thermal
instability for two transistors. Second breakdown was observed to follow
thermal instability in both cases, i.e., no stable hot spots formed.
Measurements for both devices agree well with theory.
4.2.3 Switching Measurements
Most switching measurements were confined to the turn-off
interval under clamped inductive-load conditions. The test circuit used
is shown in Figure 19. The base drive consists of widely spaced pulse
trains which permit steady-state conditions to be reached in the inductor
but with low average power. In this way both turn-on and turn-off losses
can be measured with only negligible device heating.5
Figure 20 shows a typical set of waveforms for the turn-off
interval. The analog integration technique shown in Figure 21 is used 
to obtain 
EOFF' 
which is the area under the instantaneous power curve
shown in the middle photograph of Figure 20. A similar procedure can be
used to measure the turn-on energy loss EON'
EOFF data are shown in Figure 22 for two different peak voltages,
vOE . The integration time t  is 1 Us and has only a relatively weak
influence on the data for t g > 1 Us. The influence of reverse base drive
is shown in Figure 23. Using the method of Reference S, this data can be
used to predict maximum switching volt-amperes vs. switching frequency.
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5.0 DESIGN FORECAST FOR 50-M AND TARGET TRANSISTORS
While there are many engineering problems to be solved in
realizing transistors of increased current and voltage, the performance
that can be predicted for a transistor of 50-4= size is given below.
Design specifications have been determined to allow for an
effective emitter area of approximately 6.0 cm  and a sustaining voltage
in the 400V to 600V range. The optimum dc, : ign values for the 600V
device are shown in Figure 24 with an overall fusion diameter of 50 mm
(allowance is made for current crowding). Using the output results of
this analysis, the hFE vs IC curves for both sustaining voltages are shown
in Figure 25. It can be seen that the h FE IC asymtote has a value
> 6000A for the 400V device and a value > 2000 for the 600V unit. This
device can be mounted into an existing 50-mm package which has been
developed under a Westinghouse program for use on thyristors.
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VCE= c` V	 IC = 250 0 W
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Ti n	d5 0 DEG C	 in 50 0 us
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WCOk	 5 N C-)= 130H . (I cm 2 .1-f
Gt= 7 48E+013
CIf t 1 Mum G+1 1't)
AE= G 1 SE+000 ca. 2	 hFEO z 2r. 0
NC _C+ S6E+017 CRS'' -3	 a,a	 . 600
WC= 6 y 0 mm	 BVCBCIB 1226 u
F,h -.-- - C a	 $4.3 Ohm -CM in 50 . Ov$
Figure 24 - Input and output parameters for 600 V design
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Figure 25 - Cain vs collector current
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6. CONCLUSION
A viable design has been made of a high-current, large-area
transistor abler to operate at a VCEO(sus) in the range of 400V to 600V
and an I  of 170 amperes at an hFE of 10. In carrying out this work a
number of proble,r. have been solved which deal with the operation of
the transistor at very high base currents. The analysis takes into
account the influence of the base-contact metallization as it affects
the collector-current distribution in the emitter. The base-emitter
voltage drop at high currents along the base contact has been defined,
modeled, and a viable solution demonstrated. Since most of the drop is
along the trunk of the base contact, a base insert has been used to
equalize the base-emitter voltage at high currents. This makes it
possible to scale-up to large wafer sizes with power-handling capability
of several hundred KVA. An improved emitter-contact preform which.
effectively increases the silicon area will also allow for lower conduc-
tion losses in these larger sizes.
The results of these improvements can be extended to future
device possibilities such as the 50-mm size unit described in Section 5.
This unit would allow gain-current products of 4500A for a V CEO (sus)
vo'_cage of 400V and slightly lower for the 600V range. A reliable,
fast-switching bipolar transistor of increased current should make it
possible to meet the requirements for new space-power conversion
applications, for motor control applications in the traction and vehicle
industry for fast, high-current solar array switching, and for variable-
speed, constant-frequency conductors for aircraft electrical systems.
The work has been very successful. The transistors that have
been made represent the highF;;t switching product with fall times in the
submicrosecond range. Fifty devices have been delivered which meet the
goals for the proposed device and can be used for various new applications.
C
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APPENDIX 1
Target Specifications for High-Current,
Fast-Switching Power Transistors
Table 2 --Electrical Characteristics
RFP Proposed
Svmbol Characteristics with Test Conditions Value Value Units
t'CEO ( sus) Collector--emitter Sustaining Volt. ¢e 400 400 min C
at IC - 200 MA, IB- 0, 300us pulse 600 600 max V
VC 811 Collector -base Voltage at IC - 200 sm >%, CEO 	 '%, CEO it
hrE 1 C Max Gain-collector Current Product
at V 	 2.5 V
• V	 (sue) - 400 V 1700 1700 A
CEO
• V CEO (Sue) - 600 V 1200 1200 A
I B Max Base Current
• Pulsed (< 22 duty cycle) 100 150 A
• Continuous do 50 75 A
IC (peak) Max Collector Current, pulsed
at VCE - 2.5 V
• V	 (sus) - 400 V 500 500 A
• VCE OGus) - 600 V 350 350 A
I C (continuous) Max Collector Current, continuous
at V	 - 2.5 V
• 6C	 (sus) - 400 V 340 340 A
• VEEO(sus) - 600 V 250 250 A
hFE
Direct current gain for VCEO(sus)-400V
• I	 - 100 A. V	 -2.5V 17 17
• I^ - 250 A. VIE-2.5V 6 6
h  current gair.for
,
	
V	 (sus)-600V
FE
• I - 100 A,	 V	 -2.5V 12 12
• I^- 250 A,	 VIE 02.5V 5 5
VCE (sat) Collector-emitter Saturation Voltage
at IC - 100 A, IB - 10A 1.0 1.0 V
VBE (sat) Base-emitter Saturation Voltage
at IC - 100 A, I 	 - 10A 1.3 1.3 V
R®JC Thermal Resistance Junction to Case 0.1 0.1 'C/W
PT Power Dissipation at Case Temp,TC- 75°C 1250 1250 W
T 
Operating and Storage Junction Temp. 	 -40 to 200	 -40 to 200 -C
tDr Turn-on Delay	 Range 0.1 0.1 us
t r+ Rise Time (10 to 902 IC ) 0.5 0.4 us
t 2* Storage Time 2.5 2.5 us
t fe Fall Time (90 to 102 IC ) 0.5 0.3 we
*All switching times measured with resistive load. suppl y w-1tage,VCC-4OOV, 1C 100A,
I BI - -1 g ,-10A using 100 we pulses with duty cycle <22.
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APPENDIX 2
Data Summary for Devices Shipped Under this Contract
All measurements are at approximately 2S°C. VCEO(sus) is
measured at 200 mA using an inductive turn-off circuit with L-25 mH.
G is based on h vs. IC
 data at VCE - 2..` V Lifetime values are
open-circuit -decay measurements of the base-collector junction.
a
^s
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Data Summary
V
	 (sus) G ^CBO/IC VEBO/IE hFEO
'r GE/1013
Device CEO
(v) (A) (vlmA) (v/mA) - (us) (cm-4-s)
5B-3 580 1050 701/.5 G 17 18
5 576 1300 700/.5 5/30 20 50
11 562 1400 590/.5 G 20 24
12 557 1600 700/.5 G 19 62
13 546 1500 720/.5 G 20 33
15 556 1350 750/.5 5/30 20 14
17 495 1620 375/.5 G 21 41
18 576 1500 680/.5 G 20 60
19 576 1680 700/.5 G 16 60
21 558 1620 703/.5 5/30 24 43
36 604 1740 760/.5 3/30 21 49
37 604 1570 730/.5 4/30 22 43
38 583 1680 730/.15 2/30 19 50
39 607 1350 700/.5 3/30 20 25
40 551 2450 710/.5 3/30 28 44
41 561 1460 700/1 4/30 26 34
42 689 1460 720/.5 2/30 18 46
43 589 1510 600/1.5 3/30 23 39
44 543 1510 500/1.5 3/30 22 30
5B-45 540 1510 70011.5 2/30 22 46
8-3 529 1080 640/5 9/30 19 24
9 582 1050 790/1 3/30 21 19
11 575 881 820/1 8/30 15 18
12 553 390 830/1 8/30 17 10
14 534 1352 800/1 8.5/30 20 28 6.41
15 561 1060 820/.5 8.5/30 16 24 6.76
18 553 950 84-111/.5 9.5/30 20 19 6.80
19 565 1250 825/.5 9/30 16 24 7.29
8-22 562 1080 790/.5 9/30 16 27 6.18
Notes: (1) G denotes I  > 30 mA @ 7V
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Data Summary
	
Device	 yCEO(eue)
(v)
8-23
	
587
8-24
	
545
7-5
	 473
7-9
	
466
7-13B
	
479
ul
	
429
17-2
	 429
6
	
454
8
	
454
9
	
460
	
12
	
463
	
14
	
499
	
17
	
465
	
18
	
450
	
22
	
444
	
32
	
428
	
35
	
438
	
37
	
410
	
40
	
445
	
41
	
415
	
43
	
459
B CBO/I C	 yEBO/IE 	hFEO T
3E/1013
(CM-4_s)
7.35
(A) (v/mA) (v/mA) - NO
1050 750/.5 9/30 18 28
1260 750/.5 8/30 17 25
1600 700/1 10/1 39 40
1300 700/1 7/1 26 13
1400 680/1 7/20 39 33
2050 720/1 7/30 44 28
2230 500/2.5 G 37 44
2300 645,/1 G 42 32
1900 670/1 6/30 38 32
1730 640/2.5 G 36 20
1920 680/2.5 G 39 38
1570 680/1 G 35 30
1780 620/2.5 G 35 44
1930 645/1 G 35 50
2600 680/1 G 40 38
2250 435/5 G 40 32
2010 430/5 6/30
1570 640/1 G 34 31
1460 450/5 5/30 28 31
2500 580/2.5 G 44 36
1650 620/5 G 32 27
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i,d,
